Topological Method for Determination of the Equivalent Network and the Network Functions for Reciprocal Multipol Circuits

HORIA ANDREI Faculty of Electrical Engineering University Valahia Targoviste 18-20 Blv. Unirii, Targoviste, Dambovita ROMANIA http://www.valahia.ro FANICA SPINEI Faculty of Electrical Engineering University Politehnica Bucharest 313 Splaiul Independentei, sector 6, Bucharest **ROMANIA** http://www.elth.pub.ro **GIANFRANCO CHICCO** Dipartimento di Ingegneria Elettrica Industriale Politecnica di Torino Corso Duca degli Abruzzi, 24-10129, Torino ITALY

Abstract: - The paper presents an original method for topological determination of network function for linear, symmetrical and reciprocal multipols interconnected in networks with a great number of nodes and branches. The algorithm used has five stages: the initial description of each multipol, the description of the interconnected multipol topology, the interconnection vector generation, the reducing of blocks and networks obtained by their successive interconnected multipol system. Thus, the original algorithm using interconnection associated vectors, presented in this paper, simplifies and orders the eliminating methods determination of the equivalent multipol.

Key words: - topological, symmetrical, reciprocal, multipol, equivalent.

1. Introduction

The method proposed in this paper is a very efficient and original one permitting not only a topological description of the multipol network and multipol parameters but also a simplified description of the multipol interconnection and an ordered algorithm of access poles, an elimination algorithm of internal nodes, an evaluation algorithm of multipol interconnection included generation of a currently set of interconnection nodes and finally the determination of transfer function from a port α to a port β of a interconnected multipol system [1].

The application of the proposal method allows a direct topological determination of the network functions referring to the given access ports [2], [3].

2. Topological Description of Multipol Elements

For topological description of multipol parameters, each linear and reciprocal element component of multipol is to be characterised using complex admittance or operational admittance,Y. Using equivalent edges that replace serial or parallel elements, are to be considered multipols without serial or parallel elements.

For generalisation (having in view the generation of the complex polygon structure by the complete star-polygon transformation) we shall further take into consideration the complete polygon structure of the multipol. For each linear, symmetrical and reciprocal multipol there will be a triangular tableau model to associate with a fictitious complete polygon circuit of identical vertex. The contained elements of this tableau will

be the ordered admittance of the multipol edges and "zeros" for the "non-existent" edges of characteristic structure. A circuit complete pentagon (N = 5) is shown in fig.1.




Fig. 1 Network graph with complete

The edges parameters are disposed in the associated triangular tableau (fig.2) which has N-1 lines (1, 2,..., N-1) and N-1 columns (2, 3,..., N). The triangular tableau is associated with parameter values.

	2	3	4	5
1	Y ₁₂	Y ₁₃	Y ₁₄	Y ₁₅
2		Y ₂₃	Y ₂₄	Y ₂₅
3			Y ₃₄	Y ₃₅
4				Y ₄₅

Fig.2. Admittance associated triangular tableau vector V which has N(N-1)/2 elements.

3. The Algorithm Method for Multipols Reduction

The vertices of the interconnected multipol network, derived from the overlapping of at least two vertices pertaining to different multipols, are refereed to as network link vertices. The types of vertices given below define the vertices of the interconnected multipol network.

The *primary vertices* (input vertices) of an interconnected multipol network are, by definition, network vertices that can be either access vertices or link vertices.

The *secondary vertices* (internal vertices) of the interconnected multipol network are, by definition, multipol vertices that are not primary vertices.

Each network multipol is associated to a multipol primary vertex vector which are, by definition, multipol vertices and at the same time network primary vertices. We consider a succession of multipols 1, 2,..., NB where each new input multipol marks an interconnected multipol. Each block may be reduced (as vertices number) by eliminating the block vertices which are secondary blocks in the interconnected block network. This reduction is achieved by successive star-polygon complete transfiguration which eliminates one of the secondary vertices at a time.

Each common BC_K block where k = 2, 3, ..., NB-1 gets simplified by the replacement of the derivation elements pairs with an equivalent element and by successive star-polygon transfiguration which remove the block vertices to be eliminated from the each common block are the overlapped primary vertices that are not external access vertices and to which no primary vertices of the following blocks k+1, k+2, ...k+NB-1 are to be connected. This elimination can be done by the same starpolygon complete transfiguration which eliminates the neutral point of the star.

Thus, the simplification of the BC, common block can be achieved through successive starcomplete polygon transfiguration which reduces the block vertices that are to be eliminated according to vertices numbering. After each transfiguration, the derivation edges are reduced getting replaced by an equivalent edge.

For the star-complete polygon transfiguration applied to one vertex of an electric linear reciprocal circuit, represented by the associated triangular tableau one might find an extremely efficient algorithm suggested below.

We shall consider, as an example NA external access vertices which can be reduced to a complete polygon network having NA vertices. For the elimination of the supplementary access vertices reducing the greatest order number will be selected.

For instance, having NA= 3, external access vertices (1,5 input and 4,5 output, where the 5 node can be electroenergetical system null [4] or common base in electronic circuits) the number order will be: N -3,..., N which can be seen in fig. 3,a (for N=5). The equivalent network can be obtained through N-NA complete star polygon successive transfiguration. The vertices 1, 2,..., N-NA being successively eliminated.

The elimination of vertex 2 (from the N vertices polygon) for obtaining the edge for the equivalent polygon in relation with the vertices 2, 3, N, requires: a) The edge admittance calculation of the complete polygon, equivalent with the star network having the centre in the vertex 2 and the vertices 2, 3,..., N;

b) Replacing the edge pairs, in parallel connection with each vertex pair, with an equivalent edge. The successive vertex elimination, from the vertex 2 to the vertex N-NA is made by recurrence with the relation: 2005 WSEAS Int. Conf. on DYNAMICAL SYSTEMS and CONTROL, Venice, Italy, November 2-4, 2005 (pp220-224)

$$Y_{e,h_j}^{(i-1)} = \frac{\mathcal{Y}_{lh}^{(i-1)}}{\sum_{l+1}^{N} Y_{I_q}^{(i-1)}}$$
(1)

where the upper index corresponds to the eliminated vertex and the index is used for the polygon equivalent with the star network, associated with the eliminated vertices.

For generality, $Y_{kj}^{(0)} = Y_{kj}$ corresponds to the admittance from the initial complete polygon.




Fig.3- Network graph with complete pentagon and the access vertices 1, 4, 5: elimination of the stars with the centre in the vertex 2, figure3, a,b, and the vertex, figure 3,c,d. Tripol equivalent network, figure 3,e.

For the considered network having the centre in vertex 2 (fig.3, b and 3, c) and respectively the star network having the centre vertex 3 (fig. 3, d and 3, e). The complete equivalent polygon with 3 vertex access (1, 5 and 4, 5) is a classical Π - scheme, and is represented in fig.3, e. The admittance triangular tableau corresponding of this network is represented in figure 4.

	4	5
1	Y ₁₄ ⁽²⁾	Y ₁₅ ⁽²⁾
4	-	$Y_{45}^{(2)}$

Fig.4- Admittance triangular tableau for the network having the graph from figure 3,e.

For the considered order the elimination is done efficiently in the order 1, 2, NVI (internal vertices number) or (1, 2,...,N-NA). After the first i-1 elimination have been done, the triangle resulting from the elimination of the first i-1 rows, has to be processed. Consequently, the following algorithm can be applied with the stages 1= 1, 2,..., NVI. For the stages corresponding to vertex I, [5]:

1) Calculate the sum S_i of the admittance situated on the row i and liked to the vertex N:

$$S_i = \sum_{k=i+1}^{N} Y_{i,k}^{(i-1)}$$
(2)

Where $Y_{i,k}^{(i-1)}$ is the admittance of the edge which links the vertex i to vertex $h \ge i$ after the first i-1 internal vertices have been eliminated; 2) Calculate the rapport:

$$\alpha_{i,k} = \frac{Y_{i,k}^{(i-1)}}{S_i} , k=i+1, i+2, N-1,$$
(3)

Which values are memorised into the vector VM 3) For each row with j < i the elements of the line are replaced by:

$$Y_{j,k}^{(i)} = Y_{j,k}^{(i-1)} + Y_{i,j}^{(i-1)} \boldsymbol{\alpha}_{i,k}$$
(4)


Thus, this triangular model simplifies and reduces the elimination of the vertex permitting the gradual reducing of calculation area. By interconnecting the first "k" blocks, one obtains the common multipol BC_k containing:


- reducible nodes and
- irreducible nodes (external access odes and interconnection nodes with the next k+1, k+2, NE nodes).

The successive transfiguration algorithm presented here bellows is used for reducing of reducible nodes. Each interconnection of the BC_K block with the preceding BC_{K-1} block involves an overlapping of nodes leading to a shunt connection of some circuit elements. As consequence, the block system reduction involves the reduction of the shunt elements too. This represents a necessary condition for proposed successive transfiguration algorithm application [6].


5. Example

Let's consider a complete and symmetrical polygon central circuit with n vertices and n = NB complete and symmetrical periphericals polygon (n blocks) with m vertices each connected to two coupling vertices to every of the external edge of the central polygon. In figure 5 we can see an example in which n = 6 and m = 5. Each edge has admittance Y=2 S.





The system of interconnected multipol has 24 vertices and 75 edges. The system has NA = 4 external access vertices: the input port α with 1, 2 input vertices, and the output port β with 9, 16 output vertices. Each (NB = 6) peripheral block may be reduced (as vertices number) by eliminating the block vertices which are secondary blocks in the interconnected block network. For example, the reduction of the peripheral block which has 1, 2, 3, 3, 4 and 5 vertices, fig.6, a, is successive done only through star-complete polygon transfiguration keeping 1 and 2 coupling and access vertices.



multipol

The elimination of the vertices 4, 5, shown in figure 6, b and c, and on vertices number 3 - which is practically includes in the series of the coupling vertices 1, 2- is described in figure 6, d. Thus we obtain the equivalent cuadripol which has 1, 2, 9 and 16 vertices.

The appeal of the computation procedure of the network functions from the port α (1, 2) to the port β (9, 16), relations (10) and (12), offers the results: $Y_{\beta\alpha} = Y_{(9, 16), (1, 2)} = 0$, 95 S. The TURBOPASCAL programmes, established on the basis of this method for the microcomputer, computes this complete circuit in 15".

6. Conclusions

Equivalent network determination for diverse electro energetic and electronic multipol systems represents an extremely important problem in the context of trying an adequate iterative method permitting efficient and fast calculation.

The proposed method is an original algorithm which eliminates the sign factor problem for the network function calculation, simplifies and orders the eliminating methods determination of the equivalent multipol. The method is highly useful and efficient for great complexity electrical network analysis.

References

[1] M. Preda, F.Spinei, H.Andrei, D. Popovici, Canonical Network Functions determination and their Topological Determination, *Rev. Roum. Sci.* Techn., Ser. Electrotechn. et Energ., Academie Roumaine, Bucharest, 1991, no.2, pp.181-191.

[2] M. Preda, F. Spinei, H. Andrei, Topological Analysis of Large-Scale Linear Resistive Networks, *Rev. Roum. Sci. Techn., Ser. Electrotechn. et Energ., Academie Roumaine*, Bucharest, 1992, no.2, pp. 131-137.

[3] M. Pierzchak, B. Rodanski, Symbolic Analysis of Large-Scale Linear Networks by Circuit Reduction to a Two-Port, *Proceedings of the 4-th International Workshop on Symbolic Methods and Applications to Circuit Design (SMACD '96)*, Hevershu, Belgium, October 10-11, 1996, pp. 1-6.

[4] F. Spinei, H. Andrei, Symbolic Analysis of the Large-Scale Multipol Networks by Components Circuits Reduction, *Workshop Symbolic Methods in Electrotechnics and Electronics, Section IEEE Romania*, Bucharest, December 11, 1997, vol.1, pp.14-22.

[5] H. Andrei, F. Spinei, Topological method for reciprocal and symmetrical multipol circuits analysis, Rev. *Roum. Sci. Techn.*, *Electroteh. et Energ., Academie Roumaine,* Bucharest, nr. 44-3, 1999, pp. 327-338.

[6] A.P.Schwartz, Computer-aided design of microelectronic circuits and system, Academic Press, London, 1987.