Hardware implementation of a digital processing of nuclear medical imaging acquisition and processing system

Bouraoui MAHMOUD., Habib ESSABBAH, Med Hedi BEDOUI
Group of Medical Imaging Technology
Faculty of Medicine at Monastir
Laboratory of Biophysics at Faculty of Medicine at Monastir - 5019 Monasir– Tunisia
E-mail: bouraoui.mahmoud@fsm.rnu.tn

Abstract: - The present paper deals with the implementation of digital processing module of nuclear medical imaging acquisition and processing system. The digital processing is composed by the conversion interface, the spectrometry, the position calculation, the linearity correction and the PC communication. We present specification and description of digital processing, some own optimization of algorithms of this module and hardware implementation results of three types of FPGA circuit (Spartan, Virtex of Xilinx and Cyclone of Altera). Comparisons of performance (latency, cadence and implementation space) between the three circuits and between the hardware implementation and software implementation are proposed.

Key-Words: - Gamma camera, FPGA, DSP, Implementation, Spectrometry, Linearity, scintigraphic image construction

1 Introduction

During the last years the medical imaging world has seen a great evaluation. Their applications became more and more sophisticated. They need more elevated performances and a larger service variety offered by the acquisition and processing system that supports them. The image acquisition and processing technology has seen a prosperity and produce a good quality of image and a count rate number measured in millions event per second.

The digital processing algorithms of nuclear medical imaging systems implementation can be done with several ways: Software, hardware or hardware/software. The choice between the different implementations depends on the application and some constraints (speed, count rate, performances ...). However, the software implementation of processing algorithms stays the simplest solution to put in work. Yet this approach penalizes the real time for choice improper of the platform. As for the hardware solution, it remains the most promising implementation technique of the real time applications. Besides, the evolution of integration techniques makes the hardware solution more preferment then the software and less costly to put in to work.

We realized an acquisition and processing system of their signals coming from a gamma camera (SOPHY DS7) detection head. The results have been presented in [1]. It consists in an implementation of an analogue block (signal shaping and analogical processing) and a digital block designed around a DSP processor (Digital Single Processor) (image construction, data correction and data transfer). A doubles access memory (DPRAM) assures the PC communication.

The limitations of this approach consist in a many connections between these components and the complexity of realization. The conceived digital module is not extensible and the test phase is long. On the other hand, the implemented algorithms in the DSP function in serial way that lengthens the system dead time.

As solution, to these problems, we opted for a hardware implementation on an FPGA circuit (Field Gate Programmable Array) in order to benefit interesting features of this circuit (parallelism, more implementation space, flexibility, speed, configurable interns memory, the re configurability, development and test easiness...).

This paper is dedicated to the digital processing module design study of the acquisition and processing system of nuclear medical imaging implanted in an embedded circuit. We start with the system specification and its description and we finish by the implementation in three types of FPGA circuits. Besides, a comparison of performances (latency, cadence and implementation space) between the three FPGAs circuits (Spartan and Vertex of Xilinx, Cyclone of Altera) is proposed.

2 Specification and description of application

2.1 Nuclear medical image acquisition and processing system

The nuclear imaging is called scintigraphic imaging. The scintigraphic images are based on the radiation detection emitted by a radioactive isotope injected to the patient. These images give functional information.

The radiation detection principle is similar to the Anger gamma camera [2]. The detector is composed of a
crystal scintillator (NaI(Tl)), a photomultiplicateurs matrix (PM), a prélocalisation circuit (calculate the impact radiation position), a preamplification circuit.

In this application, we worked on gamma camera so-called hybrid or semi-analogical. The detection head output is composed by five analogical signals, four position signals (X+, X-, Y+, Y-), and energy signal E. These signals inform us respectively on the spatial position of the radioactive impact on the detection fields and the energy of the radioisotope used (fig.1).

In the output converters, a digital processing module permits the spectrometry, the position calculation (X, Y), the linearity correction, the control and the communication with the ADC and the data communication with the PC (figure 2).

We implement these all functions on the FPGA circuits of the Spartan family, Virtex of Xilinx and cyclone of Altera, which the features are presented in the following section.

2.2 The features of FPGA circuits and operators

We implement the corresponding design on the FPGA circuits of the Spartan family, Virtex of Xilinx and cyclone of Altera. The FPGA are the programmable circuits which last generations permit the conception of big systems using some complex calculation blocks.

<table>
<thead>
<tr>
<th>FPGA Circuit</th>
<th>gates</th>
<th>CLB or LE</th>
<th>I/O Number</th>
<th>Block RAM</th>
<th>Bits Select RAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Spartan (XCS 40)</td>
<td>40000</td>
<td>28 * 28</td>
<td>224</td>
<td>0</td>
<td>25 088</td>
</tr>
<tr>
<td>Virtex XCV1000</td>
<td>1569170</td>
<td>64 * 96</td>
<td>660</td>
<td>96</td>
<td>393.216</td>
</tr>
<tr>
<td>Cyclone EP1C20</td>
<td>–</td>
<td>20 060</td>
<td>301</td>
<td>64</td>
<td>294 919</td>
</tr>
</tbody>
</table>

Tableau 1: FPGA circuits features
We present in the table 1 the features of three used FPGAs circuits. Basic operations used in our application algorithms are the addition, the subtraction, the multiplication, the division and the comparison.

To compare on-line designs with others, we have to define the criteria for efficiency of a design. The efficiency of an arithmetic implementation can be measured by three numbers: latency, throughput, and area [4]:

- Latency: The latency is the number of time units between applying the inputs and getting the output.
- Throughput: The throughput of a design is defined as the number of input sets the design can process per time unit. In on-line designs, the throughput is limited by the component that is busy for the most clock cycles to process the inputs and produce the output.
- Area: The area gives the number of area units in the chip that are occupied by the design. It is a measure for costs and for power consumption of a design. For FPGA designs, area is mostly expressed as the number of CLBs, Slices or LEs.

<table>
<thead>
<tr>
<th>Operators</th>
<th>size en bits</th>
<th>FPGA Spartan XCS40 (25Mhz)</th>
<th>FPGA Virtex XCV1000 (50Mhz)</th>
<th>FPGA Cyclone EP1C20 (50Mhz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>speed (ns)</td>
<td>size (CLB)</td>
<td>speed (ns)</td>
<td>size (CLB)</td>
</tr>
<tr>
<td>addition</td>
<td>8</td>
<td>10.2</td>
<td>6</td>
<td>6.514</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>11</td>
<td>10</td>
<td>6.551</td>
</tr>
<tr>
<td>subtraction</td>
<td>8</td>
<td>10.28</td>
<td>6</td>
<td>6.548</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>11</td>
<td>10</td>
<td>6.551</td>
</tr>
<tr>
<td>multiplication</td>
<td>8</td>
<td>10.2</td>
<td>55</td>
<td>6.556</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>10.4</td>
<td>210</td>
<td>6.556</td>
</tr>
<tr>
<td>division</td>
<td>8</td>
<td>25.8</td>
<td>133</td>
<td>13.04</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>66.3</td>
<td>316</td>
<td>32.28</td>
</tr>
<tr>
<td>Comparator</td>
<td>8</td>
<td>10.3</td>
<td>4</td>
<td>6.544</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>10.3</td>
<td>9</td>
<td>6.544</td>
</tr>
</tbody>
</table>

We present in the table 2 the size and the speed of basic operators for different sizes of operands. These data are determined by the synthesis and implementation results of on-line operator used in our application on an FPGA spartan, Virtex of xilinx and an FPGA Cyclone of Altera.

2.3 The conversion interface module

This interfacing is the bus master for the transfer of the five converted data. While controlling the state of the two adjacent modules (analogue module and conversion module), when an event (radioactive impact on the detection fields) is present the interface block acquire the five digital signal and transfer them to the digital processing module (figure 3). It organizes the data transfer on a 16 bits width bus.

2.4 The spectrometry

The spectrometry is based on the energy value analysis (E). The spectrometry algorithm is based on the energy value windows. There are several correction methods using each a certain number of spectrometric windows (figure 4) [5, 6, 7].

\[
\begin{align*}
\text{If} & \quad E \in W_1 \cup W_2 \cup \cdots \cup W_3 \Rightarrow \text{accepted event}(S=1) \\
\text{If} & \quad E \notin W_1 \cup W_2 \cup \cdots \cup W_3 \Rightarrow \text{rejected event}(S=0) \quad (1)
\end{align*}
\]
The algorithm contains only comparisons, every window has two thresholds \((T_b, T_h)\), and therefore we have two comparisons by window. The implementation of the different tests of the energy value \((E)\) adherence to a window is achieved in parallel processes. Every test is independent to other ones.

The spectrometry circuit requires three stages (figure 4): a memorization stage (register), a comparison stage, a decision stage. Every window requires two comparators (8 bits), two registers and a decision block. The two comparators work in parallel.

2.5 Coordination calculation \((X, Y)\)

The event spatial coordinates \((X, Y)\) is defined by the following formulas [3]:

\[
X = k \frac{X^+ - X^-}{X^+ + X^-} \quad \text{et} \quad Y = k \frac{Y^+ - Y^-}{Y^+ + Y^-}
\]  

(2)

Where \(k\) is a weight factor.

To earn in execution time and to reduce the mathematical operations number, we can optimize the algorithm and remove the division operation while replacing it by a simple access memory. It is easily to do, because \((X^+ + X^-)\) and \((Y^+ + Y^-)\) values are integer between 0 and 255, and \(k\) value is constant. The \((X^+ + X^-)\) value, respectively \((Y^+ + Y^-)\), serves to the corresponding memory access address. The expression \((k/(X^+ + X^-))\) and \((k/(Y^+ + Y^-))\) values are stored in the memory blocks. The memory is allocated in the space memory of the FPGA circuit.

The two calculation circuits of \(X\) and \(Y\) are implemented and function in parallel. The algorithm includes two additions and two subtractions executed one parallel, two accesses memory executes in parallel and two multiplications in parallel (figure 5).

2.6 Linearity correction

To reduce linearity defaults produced by the detection head and the electronics of the analogical processing. We applied a correction on \(X\) and \(Y\) values. Two linearity correction coefficient memory \((\Delta x \text{ and } \Delta y)\) (figure 6) are previously defined and implemented in the FPGA circuit. The corrected coordinates \((X' \text{ and } Y')\) of the event impact is given by the following relation:

\[
X' = X \pm \Delta x \quad \text{et} \quad Y' = Y \pm \Delta y \quad (3)
\]

\(\Delta X\): Errors’ following the \(X\) axes
\(\Delta Y\): Errors’ following the \(Y\) axes

2.2 PC-FPGA communication

In this new design of the digital processing module, the communication between the module and the PC is assured by the FIFO memory and not with the double access memory as in [1]. The FIFOs are implemented in the FPGA circuit (figure 7). We need two FIFO, one for the data transfer and communication protocols of the
module toward the PC and the other for transfers in inverse sense.

![Diagram of PC-FPGA communication design](image)

**Figure 7: PC-FPGA communication design**

### 3 Synthesis and implantation results

<table>
<thead>
<tr>
<th>Function</th>
<th>FPGA Spartan XCS40 (25MHz)</th>
<th>FPGA Virtex XCV1000 (50MHz)</th>
<th>FPGA Cyclone EP1C20 (50MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Delays (ns)</td>
<td>CLB Delays (ns)</td>
<td>Slices</td>
</tr>
<tr>
<td>Conversion interface module</td>
<td>240</td>
<td>44</td>
<td>140</td>
</tr>
<tr>
<td>Spectrometry</td>
<td>30</td>
<td>4</td>
<td>9.43</td>
</tr>
<tr>
<td>X calculate</td>
<td>420</td>
<td>148</td>
<td>94.7</td>
</tr>
<tr>
<td>Linearity correction of X</td>
<td>17</td>
<td>90</td>
<td>37.2</td>
</tr>
<tr>
<td>Y calculate</td>
<td>420</td>
<td>148</td>
<td>94.7</td>
</tr>
<tr>
<td>Linearity correction of Y</td>
<td>17</td>
<td>90</td>
<td>37.2</td>
</tr>
<tr>
<td>PC-FPGA interface</td>
<td>540</td>
<td>159</td>
<td>564.8</td>
</tr>
<tr>
<td>Total</td>
<td>1217</td>
<td>683</td>
<td>836.7</td>
</tr>
</tbody>
</table>

Table 3: Processing time for different implementation target on different FPGAs circuits

<table>
<thead>
<tr>
<th>Process</th>
<th>Temps (µs)</th>
<th>DSP Processor [Mah 03]</th>
<th>FPGA Circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>TMS320C50</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMS320C31</td>
<td>2.8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMS320C6711</td>
<td>1.4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spartan XCS40 (25MHz)</td>
<td>1.217</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Virtex XCV1000 (50MHz)</td>
<td>0.836</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cyclone EP1C20 (50MHz)</td>
<td>0.727</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Tableau 4: processing time of different target of software or hardware implementation
4 Discussion

The success integration of medical imaging application in a programmable circuit is evaluated by performances, cost, consumption and flexibility.

The Software implementation of the module gives a good flexibility, but a limited performance [1]. The module integration in an embedded circuit (FPGA) permits to improve performances in process time, count rate, clutter and cost (table 4).

This study permitted to explore implementation alternatives in a circuit FPGA, of the digital module, permitting the improvement in the data processing delay and the reduction of the board clutter and the cost.

We remark that, the hardware implementation of digital processing module gives good results concerning latency and spaces. Besides the exploitation of the FPGA circuit features (parallelism and execution speed) are contributed well to decrease the module dead time and the system clutter. The majority algorithms and operations of our application showed a design of working in parallel. The table 4 shows that a hardware implementation of our system is better.

The processing time is decreased by, first, the new organization in parallel of calculation blocks. Let's note the main impossibility of such an organization of algorithms programmed on mono-processors.

The details exploitation in the application algorithm in the goal to optimize the realization is another principle of our conception refinement.

The utilization of the target implementation details for optimization is another principle of perfection to keep. For this reason, that the use of the FIFO channels in the current conception has been preferred to the double access RAM solution.

5 Conclusion

We implemented the digital module processing in three FPGA circuit (Spartan and Virtex of Xilinx, Cyclone of Altera) in real time.

The digital processing module is composed by five parts: conversion interface module, spectrometry, position calculation, linearity correction, PC-FPGA communication. In order to facilitate the implementation and to reduce the dead time of the system, we applied some own optimization for the five parts.

The synthesis and implementation results on the FPGA of current generations (Virtex and Cyclone) showed the extended possibilities in terms of speed and clutter of the system achieved. The use FPGA Virtex circuit permits a little memory space used in the application than the FPGA cyclone circuit. But, the latest shows a speed greater than the one of FPGA Virtex.

Now, we implemented an extended processing in real time as the image reconstruction, pixel intensity calculation, uniformity correction. These three processing types include the arithmetic operations on matrix (the original matrix of the image and the correction matrices). In this case we can implement these processes of a codesign hardware/software. The advantage of hardware/software implementation is to configure, to recharge all there parameters of the system (linearity correction coefficients, uniformity correction coefficients, spectrometry windows values, circuit control parameters, circuit configuration parameters…) and to calibrate automatically the system in reel time.

References:


