

A Novel Low Input Impedance Low Power Fully Differential Current Buffer with $\pm 0.65V$ Supply Voltage and high bandwidth of 520MHz

LEILA SAFARI, SEYED JAVAD AZHARI

Electrical Engineering Department/Electronic Research Center
Iran University of Science and Technology University
Narmak, Tehran
Iran

leilasafari@yahoo.com, Azhari@iust.ac.ir,
http://www.iust.ac.ir/page.php?slect_pg_id=7064&sid=45&slc_lang=fa

Abstract: - A new fully differential (FD) low input impedance CMOS current buffer with low voltage, and low power operation is presented. The low input impedance is achieved by remarkable reduction of the input node voltage swing using a novel double feedback scheme. Some advantages of the proposed double feedback scheme over the conventional (either positive or negative) feedback techniques are: lower input impedance, robustness to process tolerances and a very simple and compact design. As a fundamental building block, this current buffer can also be used to implement such current mode circuits as current conveyors, current differencing buffered amplifiers (CDBA), current mode operational amplifiers, oscillators, filters and some voltage operational amplifiers (VOA). The proposed current buffer is designed and simulated with HSPICE using TSMC 0.18 μ m CMOS process parameters and supply voltage of $\pm 0.65V$. The simulated input impedance is 0.44 Ω which shows a reduction factor of 6250 compared to the conventional common gate structure. It exhibits excellent -3dB bandwidth of 520MHz and low power consumption of 180 μ W which stem from its very simple structure. The proposed current buffer also exhibits high common mode rejection ratio (CMRR) of 90dB, very high positive and negative power supply rejection ratio (PSRR+/PSRR-) of 112dB and 143dB respectively which makes it very suitable for low voltage mixed mode applications. The corner case and Monte Carlo simulation results are also provided which proves the outstanding robust performance of the proposed current buffer against technology process tolerances.

Key-Words: - Low input impedance, Current Buffer, Current Conveyor, Constant bandwidth voltage amplifier, Current Amplifier, Current Mode, Dual Feedback.

1 Introduction

Excellent performance features of current mode signal processing such as high bandwidth, wide dynamic range, low voltage and low power operation, are the main reasons of current mode design popularity in recent years [1-6]. Under the strict low voltage-low power limitations imposed by the modern technologies[7], low voltage operation of current mode circuits which mainly stems from their low impedance nodes, have made current mode signal processing a suitable alternative for voltage mode one [1-6].

Current buffers are one of the main building blocks of current mode signal processing. They have found wide applications in the design of current mode filters and oscillators or in applications involving such current output sensors as

pressure sensors, light sensors, magnetic sensors etc[8-15]. Furthermore they are used in the design of almost all current mode building blocks such as current mode amplifiers, current difference buffered amplifiers (CDBA), current differencing transconductance amplifiers (CDTA), current follower/inverter buffered transconductance amplifier (CITBA) and operational floating current conveyors (OFC) [16-29]. Finally current buffers can also be exploited to implement constant bandwidth voltage amplifiers [30].

As a result it plays a fundamental role in the current mode signal processing. One of the main characteristic of current buffers is input impedance which should be kept as low as possible. The importance of low input impedance is significant particularly where it is

used as the input stage of optical preamplifiers. Due to large parasitic capacitance of photo diodes, the input impedance of current buffer is the dominant factor in determining the optical preamplifier bandwidth as wide as required [31]. Current buffers should have simple structure with high frequency performance and low power consumption. Apparently high power consumption, complicated structure and poor frequency performance of current buffers, will degrade at least the same performance parameters of the larger current mode circuits containing them. Current buffers can be classified into three groups of single input single output (SISO), differential input single output (DISO) and fully differential (FD) configurations. Popularity of mixed mode design distinguishes the fully differential (FD) current buffers. This type owing high PSRR and CMRR can suppress the noise and unwanted common mode signals, clock feed through and interferences caused from the digital part of the design [32] hence is the most demanded type. Very interesting characteristic of FD structure is its generality in a way that it can also be used as SISO or DISO configurations to offer high CMRR and PSRR performance, thus has become the most frequently approached type. Common gate stage is the simplest current buffer consisting of only one transistor and one current source as shown in fig.1-a. Its input impedance is not low enough and is in the order of $1/g_m$ where g_m is the transconductance of input transistor. The current mode operational amplifiers reported in [21] and [22] which use common gate stage at their inputs have high input impedance of 21K Ω and 5.8K Ω respectively. Increasing either input transistor aspect ratio or/and bias current are traditional methods to increase g_m and consequently to decrease input impedance. These methods cause two negative consequences: 1) degraded frequency performance due to increased parasitic capacitances. 2) Large chip area and high power consumption. In some current mode circuits [16, 18, 32] positive feedback approach has been used to reduce the input impedance of common gate stage as is shown in fig.1-b. In this scheme the source of M2 is grounded making zero the voltage of the input node due

to equality of the currents of the input transistor M1 and positive feedback network transistor M2. This arrangement thus theoretically results in zero value for input impedance of the current buffer. In practice, the input impedance of this current buffer can be found from [16]:

$$R_{in} = \frac{1}{g_{m1} \cdot g_{m3}} \cdot [(g_{ds1} + g_{m3} + g_{ds3}) - \frac{g_{m1} \cdot g_{m4}}{g_{ds4} + g_{m2} + g_{ds2}}] \quad (1)$$

Where g_{m_i} and g_{ds_i} denote their usual meaning of the related transistors. As can be deduced from (1), setting the term in bracket [] equal to zero provides zero input impedance. Unfavourably any small perturbation- due to environmental effects such as temperature or the ones happen during fabrication process- can cause negative input impedance. Consequently the term in the bracket in (1) should be larger than zero to avoid negative input impedance and instability problems even in worst case. The reported input impedances using this method are 120 Ω [16], 123 Ω [18] and 8.4 Ω [32]. Negative feedback is another method to reduce the input impedance of common gate stage which has been widely used [17, 20, 23-28, 33]. It does not have the negative input impedance problem of positive feedback approach. Using negative feedback technique, input impedances of 147 Ω , 23 Ω , 14 Ω and 18 Ω are reported in [20], [23],[28] and [33] respectively. According to the feedback theory [34], the input impedance of common gate stage is divided by the feedback loop gain. Hence larger loop gains result in lower input impedance. In the past, high loop gains have been realized by cascoding transistors to generate high-output impedances. Unfavourably such high impedance cascode nodes demand large supply voltages which have to be avoided in modern CMOS technologies. Although multi stage amplifiers can increase loop gain under low supply voltage constraint of modern CMOS technologies, they suffer from closed loop stability problems. In fact frequency compensation of multi stage amplifiers is very difficult and need complicated frequency compensation schemes. In [35], a complete COA is used in closed loop unity gain configuration to form a current buffer with low input impedance. Although this

approach results in a current buffer with low input impedance, the resulted current buffer can hardly be used to design other current mode circuits. Employing such current buffer in the design of other current mode circuits will result in a complicated circuit, large consumed power and area especially in the case of FD ones.

Based on the above considerations, in this paper a novel robust low input impedance FD current buffer based on the negative feedback approach is introduced. The proposed current buffer exhibits very low input impedance, simple structure, high frequency performance, high CMRR and PSRR. Another merit of the proposed current buffer is its robust performance which has been achieved by avoiding the probable negative input impedance of positive feedback and the closed loop stability problem of negative feedback approaches. Favourably due to its very simple structure, it has very low power consumption and high frequency performance too. The novelty of the proposed current buffer is that in its structure two negative feedback loops are so elaborately arranged to work completely independent from each other making the high loop gain (and the required frequency compensation) completely unnecessary and offering such advantages as very low input impedance, high bandwidth and robust operation to the current buffer. The input impedance is reduced by the first negative feedback loop and then it is further reduced by the second one without any need to high gain multi stage feedback loops and additional frequency compensation. Favourably the proposed technique results in a simple design procedure and a compact circuit.

By the authors' knowledge; the proposed current buffer based on the proposed approach is the first yet reported fully differential current buffer with the lowest reported input impedance under low supply voltage. The proposed technique can be used in the implementation of almost all current mode building blocks such as COA, CDDBA, CDTA and etc. The arrangement of the paper is as follows:

In section 2 the proposed current buffer is presented. Simulation results are presented in

section 3 and finally section 4 concludes the paper.




Fig.1 two current buffers a) simple common gate stage b) common gate stage employing positive feedback

2 The Proposed Low Input Impedance Current Buffer

The proposed low input impedance current buffer is based on the simple concept of:

"In an ideal current buffer with zero input impedance, voltage swing at the input node will be zero for any value of input current"

Hence in the proposed approach we try to keep input node voltage swing as close to zero as possible in order to achieve the lowest possible input impedance. The conceptual schematic of the proposed current buffer is shown in fig.2 in which for simplicity, half of the circuit is shown. It is composed of input transistor M1 and two negative feedback loops as are shown in dashed line in the right and left sides of M1. Input transistor M1 and auxiliary amplifier A constitute the first negative feedback loop. The positive input of Auxiliary amplifier is connected to ground potential and tends to force the input node (which is connected to the negative input node of A) to ground potential due to negative feedback action. However due to the limited voltage gain of auxiliary amplifier the absolute value of input node voltage will be larger than zero implying

only moderately low input impedance. The auxiliary amplifier reduces the input node voltage by a factor of A (its voltage gain) resulting in a reduction in the input impedance by the same factor. Using simple feedback theory [34], gives the input impedance as:

$$rin' = \frac{1}{1+A} \approx \frac{1}{gm1 \cdot A} \quad (2)$$

Where gm1 is the transconductance of input transistor M1. Increasing auxiliary amplifier voltage gain by using high gain cascode structures or multi stage amplifiers further reduces the input impedance but impose high supply voltages and complicated frequency compensation schemes as are explained briefly in the introduction. To avoid these limitations, in the proposed current buffer the input impedance is further decreased by employing another negative feedback loop which works completely independent from the first one. The second feedback loop which is made up of M2 and M3 transistors further reduces the input node voltage by reducing the gate-source voltage of M1. It is a shunt-shunt feedback operates in a way that any change in the input current is drained by M3 rather than M1 resulting in a reduced gate-source voltage for M1 and hence reduced input node voltage. Its operation can be simply explained as: Due to low input impedance of M1 (which is 1/A.gm) compared to the output impedance of M3, input current initially enters M1 and is converted to voltage at the gate of M2. M2 acts as a level shifter and transfers the produced voltage to the gate of M3. Transistor M3 is configured as a common source amplifier and converts its gate voltage back to current performing a negative feedback loop which finally causes the input current to be drained by M3 rather than M1. Hence the M1 current is reduced by the second feedback loop resulting in an effective reduction in the input node voltage swing. The factor of reduction is equal to the loop gain of second feedback loop which can be found as:

$$A' \approx r_{oB1} \times \frac{r_{oB2}}{\frac{1}{gm2} + r_{oB2}} \times gm3 = \frac{r_{oB1} \times (gm2 \times r_{oB2}) \times gm3}{1 + (r_{oB2} \times gm2)} \approx r_{oB1} \times gm3 \quad (3)$$




Fig.2 Conceptual Schematic of the proposed approach

Where r_{oB1} and r_{oB2} are the output impedances of current sources I_{B1} and I_{B2} respectively. Other parameters have their usual meaning. The input impedance stated at (2) is further reduced by the second feedback loop resulting in the final input impedance of:

$$rin = \frac{1}{A \times A'} = \frac{1}{A \times r_{oB1} \times gm3} \quad (4)$$

It can be simply shown that by a proper design, both negative feedback loops become stable and need not any frequency compensation resulting lower chip area and wider bandwidth (due to the absence of large value compensation capacitors). Another outstanding property of the proposed approach is that both negative feedback loops have very simple structure and work completely independent from each other which simplifies analyzing their frequency performance and stability. We start from first feedback loop. Examining fig.2 shows that the first feedback loop has one dominant pole at the output of auxiliary amplifier and one non dominant pole at the input node that can be expressed as:

$$P_d = \frac{1}{Ro \times Co} \quad (5)$$

$$P_{nd} = \frac{1}{\frac{1}{A \cdot A' \cdot g_{m1}} \times C_{in}} \quad (6)$$

Where C_{in} , C_o and R_o are the total capacitance at the buffers input node, total capacitance at the gate of M1 and output impedance of auxiliary amplifier A respectively. Since A is a transconductance amplifier with high output impedance; the non dominant pole would be much larger than the dominant one and the transfer function of first feedback loop could be considered as a single pole function. Such a single pole transfer function will have 90° of phase margin which makes additional frequency compensation unnecessary.

Second feedback loop, similar to the first one, has one dominant and one nondominant pole which can be found as eq. (7) and (8) respectively:

$$P_d = \frac{1}{R_{O_{IB1}} \times C_2} \quad (7)$$

$$P_{nd} = \frac{1}{\frac{1}{g_{m2}} \times C_1} \quad (8)$$

Where g_{m2} , C_1 , $R_{O_{IB1}}$ and C_2 are the transconductance of M2, total capacitance at the gate of M2, output impedance of IB2, and total parasitic capacitance at the gate of M3 respectively. As can be deduced from (7) and (8), due to the large value of $R_{O_{IB1}}$ compared to $(g_{m2})^{-1}$, the nondominant pole is larger than the dominant one. Furthermore, the nondominant pole is proportional to the g_{m2} and can be controlled by IB2 to be pushed to much higher frequencies offering single pole frequency performance with near 90° of phase margin for the second feedback loop. This is the remarkable advantage of the proposed approach in which input impedance is reduced by two independent negative feedback loops without any need to high gain feedback loops and additional frequency compensation.

Fig.3 shows the conceptual schematic of differential input implementation of the

proposed approach in which an auxiliary amplifier with three input (one connected to ground and the other two connected to the buffers inputs) and differential output is used.




Fig.3 Conceptual Schematic of the proposed current buffer with differential input

Fig.4 shows the complete implementation of the proposed fully differential current buffer in which M1-M1' are the input transistors, transistors M8-M16 constitute the three input differential output auxiliary amplifier and transistors M2-M3 and M'2-M'3 form the second feedback loop. Low voltage composite cascode transistors [35] are used at the load of auxiliary amplifier in the first feedback loop gain. The fully differential output is achieved employing two PMOS current mirrors consisting of M6-M7, M'6-M'7 transistors and two NMOS current mirrors consist of M4-M5 and M'4-M'5. The cross coupled connection of NMOS and PMOS current mirrors causes to subtract the common mode currents at the output branch resulting in a significant high CMRR for the fully differential structure given by:

$$CMRR = \frac{1}{\lambda_1 - \lambda_1 \cdot \lambda_2} \quad (9)$$

Where λ_1 and λ_2 are the current mirror ratio of M6-M7 (and M'6-M'7) PMOS and M4-M5 (and M'4-M'5) NMOS current mirrors respectively.




Fig.4 the proposed low input impedance current buffer in fully differential structure

The small signal transfer function of the proposed current buffer can be found as:

$$A_i = \frac{\frac{A'}{A'+1}}{\left(1 + \frac{S}{A'}\right) \cdot \left(1 + \frac{S}{A}\right)} \quad (10)$$

$$\frac{R_{o_{IB1}} \times C_2}{R_o \times C_o}$$

Where:

$$A' = r_{o_{IB1}} \times \frac{r_{o_{IB2}}}{r_{o_{IB2}} + \frac{1}{g_{m2}}} \times g_{m3} = r_{o_{IB1}} \times \frac{r_{o_{IB2}}}{r_{o_{IB2}} + \frac{1}{g_{m'2}}} \times g_{m'3} \quad (11)$$

$$A = g_{m8} \times [r_{o8} \parallel ((m-1)r_{o16})] = [r_{o10} \parallel ((m-1)r_{o11})] \quad (12)$$

$$m = \frac{\left(\frac{W}{L}\right)_{11}}{\left(\frac{W}{L}\right)_{12}} = \frac{\left(\frac{W}{L}\right)_{16}}{\left(\frac{W}{L}\right)_{15}} > 1 \quad (13)$$

$$C_o \approx Cgs_1 + Cdb_{10} + Cdb_{11} + Cdg_{11} + Cdg_1 + Cgd_{10} \quad (14)$$

$$C_2 \approx Cgd_2 + C_{IB2} + Cdg_1 + Cdb_1 + Cdg_1 + C_{eq} \quad (15)$$

$$C_{eq} = Cgs_2 \parallel (Cgs_3 + Cgs_4 + Cgs_5) = \frac{Cgs_2 \times (Cgs_3 + Cgs_4 + Cgs_5)}{(Cgs_2 \cdot Cgs_3 + Cgs_2 \cdot Cgs_4 + Cgs_2 \cdot Cgs_5)} \quad (16)$$

Inserting (11) and (12) into (4) results the input impedance as:

$$r_{in}^+ = \frac{1}{g_{m1}} \frac{1}{\left(r_{o_{IB1}} \times \frac{r_{o_{IB2}}}{r_{o_{IB2}} + \frac{1}{g_{m2}}} \times g_{m3}\right) \cdot g_{m8} \times [r_{o8} \parallel ((m-1)r_{o16})]} \quad (17)$$

$$r_{in}^- = \frac{1}{g_{m'1}} \frac{1}{\left(r_{o_{IB1}} \times \frac{r_{o_{IB2}}}{r_{o_{IB2}} + \frac{1}{g_{m'2}}} \times g_{m'3}\right) \cdot [r_{o10} \parallel ((m-1)r_{o11})]} \quad (18)$$

3 Simulation Results

The proposed FD current buffer of fig.4 was designed and simulated in 0.18μm TSMC CMOS technology with nominal threshold voltages of 0.43V and -0.45V for NMOS and

PMOS transistors respectively. The transistors aspect ratios and bias settings are summarized in tables 1 and 2 respectively. All current sources are implemented using simple current mirrors with transistors aspect ratios of $8\mu\text{m}/0.5\mu\text{m}$, $10\mu\text{m}/0.5\mu\text{m}$ and $12\mu\text{m}/0.5\mu\text{m}$ for IB1, IB2 and IB3 respectively.

The frequency performance of input impedance is shown in fig.5 which shows an input impedance of 0.44Ω for the proposed FD current buffer. The effectiveness of the proposed double feedback approach in reducing input impedance becomes evident by comparing the input impedance of the proposed current buffer and conventional common gate stage. Simulation results show that common gate stage with bias current of $15\mu\text{A}$ and aspect ratio of $70\mu\text{m}/0.3\mu\text{m}$ without employing the proposed negative feedbacks shows an input impedance of $2.75\text{K}\Omega$ which is 6250 times larger than that of the proposed one. Comparing the input impedance of the proposed current buffer with the advanced ones reported in literature employing the aforementioned conventional techniques proves the superiority of the proposed approach over them. To have a fair comparison, three important parameters affecting the input impedance including bias current, input transistors aspect ratio, supply voltage as long as input impedance of the proposed current buffer and some advanced works are summarized in table 3. As can be seen, the proposed current buffer offers the lowest input impedance under the lowest supply voltage. Corner case simulation results also show input impedance of 0.53Ω , 0.51Ω , 0.51Ω and 1Ω for the FF, FS, SF and SS corners which again proves the robustness of the proposed current buffer and its very low input impedance in all situations.

Fig.6 shows the current gain frequency performance of the proposed current buffer with an excellent -3dB bandwidth of 520MHz . Corner case simulation is also carried out to examine the effect of process on the frequency performance of the proposed current buffer. The results are shown in fig.7 which shows -3dB bandwidth of 531MHz , 520MHz , 498MHz and 485MHz for the FF, FS, SF and SS corners respectively. Robust performance and

approximately constant -3dB bandwidth in all process corners is the remarkable characteristic of the proposed current buffer.

Table .1 Transistors aspect ratios

Transistor	Aspect Ratio
M_1, M'_1	$70\mu\text{m}/0.3\mu\text{m}$
M_2, M'_2	$5\mu\text{m}/0.3\mu\text{m}$
$M_3-M'_3$	$8\mu\text{m}/0.3\mu\text{m}$
M_4, M'_4	$8\mu\text{m}/0.3\mu\text{m}$
M_5, M'_5	$8\mu\text{m}/0.3\mu\text{m}$
M_6, M'_6	$16\mu\text{m}/0.5\mu\text{m}$
M_7, M'_7	$16\mu\text{m}/0.5\mu\text{m}$
M_8-M_{10}	$8\mu\text{m}/0.8\mu\text{m}$
M_{11}, M_{13}, M_{16}	$150\mu\text{m}/1\mu\text{m}$
M_{12}, M_{14}, M_{15}	$12\mu\text{m}/1\mu\text{m}$

Table .2 Bias Settings

Parameter	Value
V_{DD}	0.65V
V_{SS}	-0.65V
I_{B1}	$15\mu\text{A}$
I_{B2}	$12\mu\text{A}$
I_{B3}	$14\mu\text{A}$

The stability of the proposed current buffer in all process corners are investigated by applying a step input of $\pm 20\mu\text{A}$ to its inputs. The result is shown in fig.8 which proves the stability of the proposed current buffers in all situations.

Fig.9 shows the CMRR frequency performance of the proposed current buffer. As can be seen, it exhibits a high CMRR of 90.16dB and

excellent frequency performance with high f_T of 1.3GHz. To investigate CMRR variation with mismatches, Monte Carlo simulation was carried out by considering 3% mismatch in threshold voltage and T_{ox} of all transistors in 100 runs. The resulted CMRR variation is shown in fig.10. As can be seen the maximum and minimum values of CMRR are 105dB and 51dB which are sufficient for most applications.

Its simulated PSRR+ and PSRR- are also 112dB and 143dB respectively which is shown in fig.11. These results prove the high capability of the proposed FD current buffer in low voltage mixed mode applications requiring high CMRR and PSRR. Power dissipation of the proposed current buffer is only $180\mu W$ which makes it suitable for the design of low power current mode building blocks.




Fig.5. Input impedance frequency response




Fig.6. Current gain frequency response of the proposed current buffer




Fig.7. Current gain frequency response of the proposed current buffer in FF, FS, SF and SS process corners




Fig 8 Step response of the proposed current buffer in typical case and all process corners




Fig.9 CMRR frequency performance of the proposed FD current buffer




Fig.10 CMRR frequency performance of the proposed FD current buffer in the presence of mismatches




Fig.11 PSRR frequency performance of the proposed FD current buffer

Table 3. Input impedance comparison between some reported advanced current buffers and the proposed one

Current buffer employing	Input transistor		Supply voltage	Input Impedance (Ω)	Ref/Pub. Year
	Aspect ratio	Bias current			
Positive feedback	20 $\mu\text{m}/0.7\mu\text{m}$	30 μA	± 1.5	120	[16]/2008
	6 $\mu\text{m}/1\mu\text{m}$	10 μA	± 1.5	123	[18]/2007
	10 $\mu\text{m}/0.22\mu\text{m}$	10 μA	± 0.75	8.48	[31]/2010
Negative feedback	NA	NA	± 3	147	[20]/1997
	NA	NA	± 1.5	22	[23]/2005
	NA	NA	± 0.75	50	[25]/2008
	20	30 μA	± 1.25	32	[27]/2004
	24 $\mu\text{m}/1.2\mu\text{m}$	20 μA	± 0.75	10	[33]/1999
Proposed Double Feedback	70 $\mu\text{m}/0.3\mu\text{m}$	15 μA	± 0.65	0.44	-

4 Conclusion

In this paper, a new low voltage low power fully differential current buffer with low input impedance is introduced which can be employed independently or as input stage of such current mode circuits as COA, CDBA, CDTA etc. Besides very low input impedance, the high CMRR and PSRR offered by the proposed current buffer makes it suitable in the mixed mode design. It has simple configuration that involves two negative feedback loops which work independently. Each feedback loop is so designed that exhibits single pole frequency performance. The overall result is that no frequency compensation is needed resulting in a very simple design and small chip area (due to the absence of compensation capacitors). Two feedback loops work in a way that voltage swing at the input node is reduced resulting in very low input impedance. Simulation results of the proposed current buffer confirm its low input impedance, high bandwidth, high CMRR and PSRR. In conclusion, the proposed low input impedance current buffer can be used to design wide variety of current mode building blocks.

References:

- [1] S. S. Rajput and S. S. Jamuar, *Low Voltage Analog Circuit Design Techniques*, IEEE Circuits and Systems Magazine, Vol. 2, Issue:1, 2002, pp. 24-42.
- [2] Shouli Yan and Edgar Sanchez-Sinencio, *Low Voltage Analog Circuit Design Techniques: A Tutorial*, IEICE Transactions on Analog Integrated Circuits and Systems, Vol. E00-A, No. 2, 2000, pp.1-7.
- [3] Alzahr, H. A., Tasadduq, N. A., & Ees, O. A. , *Digitally programmable high-order current-mode universal filters*. Analog Integrated Circuits and Signal Processing, Vol.67, 2011, pp.179-187.
- [4] G. Ferri, N. C. Guerrini, *Low-Voltage Low-Power CMOS Current Conveyors*, Kluwer Academic Publishers, Boston, 2003.
- [5] S. A. Mahmoud "New Fully Differential CMOS Second Generation Current Conveyor" ETRI Journal, Vol.28, No.4, , 2006, pp.495-501.
- [6] G. Palmisano, G. Palumbo, S. Pennisi, CMOS Current Amplifiers, Boston MA:Kluwer Academic Publishers, 1999.
- [7] *International Technology Roadmap For Semiconductors* "http://www.itrs.net/Links/2008ITRS/Update/2008_Update.pdf"
- [8] R.Sennani and S.S.Gupta ,*Novel Sinusoidal Oscillators Using only unity voltage followers and current followers*, IEICE Electronics Express, Vol. 1, No. 13, 2004, pp.404-409.
- [9] C. Sanchez-Lopez, R. Trejo-Guerra, E. Tlelo-Cuautle ,*Simulation of Chua's Chaotic Oscillator Using Unity-Gain Cells*, Proceedings of the 7th International Caribbean Conference on Devices, Circuits and Systems, Mexico, 2008, pp.1-4.
- [10] Ergun, E. and Ulutas, M. , *Low Input Impedance Current – Mode All pass and Notch Filter Employing Single Current Follower*, 14th International Conference on Mixed Design of Integrated Circuits and Systems, 2007, pp.638-640.
- [11] Apinunt Thanachyanont and Suttisak Sangtong , *Low-Voltage Current-Sensing CMOS Interface Circuits for Piezo-Resistive Pressure Sensor*, Etri Journal, Vol.29, No.1, 2007, pp.70-78.
- [12] Yevgeny Perelman and Ran Ginosar, *A Low-Light-Level Sensor for Medical Diagnostic Applications*", IEEE Journal of Solid State Circuits, Vol. 36, No. 10, 2001,pp. 1553-1558.
- [13] F.R. Rledijk, T. Smith and 7.H. Huijsing, *An integrated optical position-sensitive detector with digital output and error correction*, Sensors and Actuators, Vol.40, 1994 ,pp.237-242.
- [14] Wason Tanjaroen 1 and Worapong Tangsrira, *Current-Mode Second-Order Notch Filter Using CDTA-Based Allpass Sections*, SICE Annual Conference, 2008,pp.1143-1146.
- [15] Muhammad Taher Abuelma'attia" *Current-mode multiphase oscillator using current followers*" Microelectronics Journal, Volume 25, Issue 6, September 1994, pp. 457-461.
- [16] Mustafa Altun , Hakan Kuntman , *Design of a fully differential current mode operational amplifier with improved input–output impedances and its filter applications*, International Journal of Electronics and Communication, Vol.62 , 2008, pp.239 – 244.
- INAS A. AWAD AND AHMED M. SOLIMAN, *Current Operational Amplifier (COA): CMOS Realization and Active Compensation*, Analog Integrated Circuits and Signal Processing, Vol.24, 2000, pp.141-152.
- [18] Mustafa Altun, Hakan Kuntman" *High CMRR Current Mode Operational Amplifier with a Novel Class AB Input Stage* " Proceedings of the 17th ACM Great Lakes symposium on VLSI, 2007, pp.192-195.
- [19] Ugur Cam,*A novel current-mode second-order notch filter configuration employing single CDBA and reduced number of passive components*, Computers and Electrical Engineering, Vol.30 ,2004, pp.147–151.
- [20] Eyad Abou-Allam and Ezz I. El-Masrya, *A 200 MHz Steered Current Operational Amplifier in 1.2- m CMOS Technology*, IEEE Journal of Solid State Circuits, Vol. 32, No. 2,1997,pp245-249.
- [21] Sibum Jun and Dae Mann Kim" *Fully differential current operational amplifier*" Electronics Letters, 8th January , Vol. 34, No.1, 1998, pp.62-63
- [22] Erik Bruun, *A High-speed CMOS Current Opamp for Very Low Supply Voltage Operation*, IEEE International Symposium on Circuits and Systems, No. 5, 1994 , pp. 509 – 512.
- [23] MOHAMED A. YOUSSEFI AND AHMED M. SOLIMAN, *A Novel CMOS Realization of the Differential Input Balanced Output*

Current Operational Amplifier and its Applications, Analog Integrated Circuits and Signal Processing, Vol.44, 2005, pp.37–53.

[24] Eyad Abou-Allam and Ezz I. El-Masry, *Design of Wideband CMOS Current-Mode Operational Amplifiers*, IEEE International Symposium on Circuits and Systems, Vol.3,1995,pp.1556-1559.

[25] Cem CAKIR, Oguzhan CICEKOGLU, *Low-Voltage High-Performance CMOS Current Differencing Buffered Amplifier (CDBA)*, Research in Microelectronics and Electronics, 2008, pp. 37 - 40 .

[26] Josef Bajer, Jiri Vavra, Dalibor Biolek, *A new building block for analog signal processing:current follower/inverter buffered transconductanceamplifier*, Research in Microelectronics and Electronics, 2009 , pp. 136 – 139.

[27] W. Tangsrirat, Member, K. Klahan,K. Kaewdangl, Non-members, and W.Surakampontorn1, Member, *Low-Voltage Wide-Band NMOS-Based Current Differencing Buffered Amplifier* , Transaction on Electrical Engineering, Electronics and Communications, Vol.2, No.1,2004, pp.15-23.

[28] Ali -mit Keskin, Dalibor Biolekb, Erhan Hancioglu, Viera Biolkov,*Current-mode KHN filter employing current differencing transconductance amplifiers*, International Journal of Electronics and Communication, Vol.60,2006, pp. 443 – 446.

[29] G. Palmisano - G. Palumbo - S. Pennisi, *A CMOS Operational Floating Conveyor*, Circuits and Systems, Proceedings of the 37th Midwest Symposium on Circuits and Systems, Vol.2, 1994 , pp. 1289 – 1292.

[30] C.Toumazo , F.J Lidgely and M.Yang , *Translinear Class AB Current Amplifier*, Electronics Letters, Vol.25, No.13, 1989, pp. 873-874.

[31] Fei Yuan, *Low-Voltage CMOS Current-Mode Preamplifier: Analysis and Design* , IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, Vol. 53, No. 1, 2006, pp.26-39.

[32] Seyed Javad Azhari and Leila safari,*A high CMRR low power fully differential Current Buffer*, IEICE, Electronic Express, Vol.7, No.11, 2010, pp.765-771.

[33] H.A. Alzaher and M. Ismail, *Robust low-distortion wideband CMOS current-follower*, Electronics, Vol.35, No. 25, 1999, pp.2203-4.

[34] R.Gray and R.G.Meyer , *Analysis and Design of Analog Integrated Circuits*, New York: John Wiley,4th Ed. 2001.

[35] Giuseppe Di Cataldo, Rosario Mita, Salvatore Pennisi ,*High-speed CMOS unity-gain current amplifier*,Microelectronics Journal Vol.37, 2006, pp.1086–1091

[36] Galup C., Schneider, C. and Loss, B., *Series-Parallel association of FET's for high gain and high frequency applications*, IEEE Journal of Solid State Circuits, Vol. 29, No. 9, 1999, pp. 1094 - 1101