

Explicit Model of Cylindrical Surrounding Double-Gate MOSFET

VIRANJAY M. SRIVASTAVA¹, K. S. YADAV², G. SINGH¹

¹Department of Electronics and Communication Engineering
Jaypee University of Information Technology,
Waknaght, Solan - 173234
INDIA

²VLSI Design Group,
Central Electronics Engineering Research Institute (CEERI),
Pilani, Rajasthan-333031
INDIA

Viranjay@ieee.org <http://www.juit.ac.in>

Abstract: - We present an analytical and continuous dc model for undoped cylindrical surrounding double-gate (CSDG) MOSFETs for which the drain current and subthreshold model is written as an explicit function of the applied voltages for the wireless telecommunication systems to operate at the microwave frequency regime of the spectrum. The model is based on a unified charge control model developed for this device. This CSDG MOSFET can be used as the RF switch for selecting the data streams from antennas for both the transmitting and receiving processes. We emphasize on the basics of the drain current with drain induced barrier lowering (DIBL) and short channel effects (SCE), for the integrated circuit of the radio frequency sub-system. We analyzed that the drain current is higher, output conductance is lower which shows that the isolation is better in CSDG MOSFET as compared to double-gate MOSFET and single-gate MOSFET. The proposed explicit model satisfies the conformity with the numerical exact solution obtained from the charge control model.

Key-Words: - Charge control model, Cylindrical surrounding double-gate MOSFET, CMOS switch, Double-gate MOSFET, RF switch, VLSI.

1 Introduction

The double-gate (DG) silicon-on-insulator (SOI) MOSFETs with undoped channels symbolize the most promising structure for scaling CMOS devices down to nanometer sizes [1]. Based on ITRS requirements [2], planar bulk MOSFET dimensions continue to be reduced, making the transistors scaling approaching the limit due to the increase of parasitic effects. The excellent gate control abilities of the channel, multiple-gate devices such as surrounding-gate transistors represent the most promising solution to replace conventional bulk transistors and to reach the CMOS scaling roadmap [3-5]. Furthermore, benefits are intensively expected on mobility and variability from integration of undoped or lightly doped silicon in the channel [6]. Besides, the cylindrical structure dramatically reduces corner effects [7] and the threshold voltage may be adjusted due to appropriate gate materials stacking [8]. Due to the gate length reduction, important parasitic effects, commonly known as short channel effects (SCEs), are disturbing the

electrostatic behavior of the MOSFET [9]. Indeed, for channel lengths below 100 nm, threshold voltage roll-off and subthreshold swing degradation are clearly identified as major phenomena [10]. As effective models are required to evaluate performances of a specific device in term of circuit design, SCEs must be therefore considered in a compact model for short-channel transistors simulations.

In [11, 12], long channel models for the cylindrical surrounding-gate MOSFET are presented. These two approaches, based on a one-dimensional analysis, ignore short channel effects and cannot be used to model short channel devices. A two-dimensional analysis is then required to reproduce all SCEs when the channel is shrunk down. Moreover, most of published analytical models of SCEs for cylindrical GAA MOSFETs only concern highly doped devices [13], are defined as semi-analytical models [14-16] or valid in the subthreshold region [17], but none is dedicated to model SCEs in all operating regions for undoped

cylindrical surrounding-gate MOSFETs. The use of symmetric DG MOSFETs with ultrathin bodies and ultrathin gate oxides allows to suppress short-channel effects (drain-induced barrier lowering and subthreshold slope degradation), making unnecessary the conventional use of high channel doping densities and gradients. The absence of dopant atoms in the channel decreases mobility reduction by scattering and eliminates random microscopic dopant fluctuations inherent to ultra small dimensions devices which give rise to unwanted dispersion in the turn ON characteristics. Such advanced devices are being fabricated in several configurations including planar, vertical, FinFET, and various other three-dimensional geometries [18, 19]. Multiple-gate MOSFET is one of them which also have been proposed to scale down CMOS technology more aggressively [20].

The conventional scaling rules suggest that in order to minimize the short channel effects, the doping concentration of channel must be increased. However, a high doping level degrades the mobility and therefore lowers the drive current [21]. Another possible alternative necessitates the reduction of gate oxide thickness. However, the extent to which gate oxide thickness can be scaled down is limited by direct tunneling. The surrounding-gate structure [22-25], which has greater control over the channel, was proposed in order to overcome these drawbacks as well as to offer high packing density and steep subthreshold characteristics. The studies [26, 27] have shown that by reducing the thickness of Si-film of surrounding gate structure, greater short channel immunity can be achieved. However, as the thickness of the silicon pillar is reduced, the current drive decreases thus presenting a serious limiting factor to the device performance. Among these non-classical structures, double-gate and surrounding-gate MOSFETs are becoming intense subjects of very large-scale integration research.

Recently, continuous analytic drain current models have been developed for DG [28] and surrounding-gate [29] MOSFETs. Without charge sheet approximation, these two models are derived directly from the Pao-Sah integral [30] with undoped (or lightly doped) silicon body. It has been validated by numerical simulations that these models can continuously cover all the three operation regions without the need for nonphysical fitting parameters. As the device size scales down, the total number of channel dopant decreases, resulting in a larger variation of dopant numbers, and significantly impacting threshold voltage [31].

The surrounding-gate MOSFET is one of the most promising candidates for the downscaling of

CMOS technology toward the nanometer channel length range. The surrounding gate allows an excellent control of the channel charge in the Si-film, reduces the short channel effects [29, 32-34]. However, the extension of the applications of the surrounding-gate MOSFET is critically dependent on the availability of compact models of these devices for circuit design and simulation. Standard compact models for bulk or even SOI MOSFETs do not seem to be valid for surrounding-gate MOSFET, since they are based on the charge sheet approximation, which assumes that only a very thin layer at near the silicon and oxide interface contributes to the channel current between source and drain. This approximation is not valid in thin-film surrounding-gate MOSFETs, where there is an inversion or an accumulation of carriers in the whole Si-film, and the whole volume contributes to the channel current.

Flores et al. [29], presented a physics based current-voltage model for undoped (or lightly doped) SGT MOSFETs, valid and continuous through all operating regimes. Short channel effects were ignored, because the excellent gate control extends the validity of the gradual channel approximation to submicron devices. However, in this model, the current cannot be written as an explicit expression of the applied voltages, and the equations have to be solved numerically. This limits the use of this model in circuit simulation, because it leads to an increase of the simulation time, compared to explicit models.

In this paper, we have presented a design of CSDG MOSFET and its explicit dc model with details to understand the effect of device geometry as of current model. Each of the parameters is discussed separately for the operation of CSDG RF MOSFET structures by *Srivastava et al.* [35]. This CSDG MOSFET is a replacement of SGT. It contains the two gates around the channel. The new model is based on a unified charge control model, which results from a reformulation of the previous model [29]. The channel current is written in terms of the charge densities at the source and drain ends. Analyzing with the new charge control model, the dependency of the channel charge density on the applied voltages in each operating regime, we proposed approximate explicit expressions of the channel charge densities in terms of the applied bias and infinitely continuous through all operating regions.

Therefore, the channel current becomes an explicit function of the bias. Also, we have demonstrated that our approximate explicit solution fits very well the numerical exact solution of the

charge control model in all operating regimes. Due to its infinite order of continuity, the new model provides flat transitions through all operating regions, which is much desirable in circuit simulation.

The main idea of a CSDG MOSFET is to control the Si channel very efficiently with selecting the channel width to be very small and by applying a gate contact to both sides of the channel. This concept helps to suppress the SCE and leads to higher drain currents as compared with a MOSFET having only one gate. This also provides the low subthreshold slope due to large control over the channel region. Impressive compact and analytical models for the DG MOSFETs, which account for quantum, volume-inversion, short channel effect, DIBL and non-static effects have been proposed by *Ge and Fossum* [36].

Ge and Fossum [36] also suggest that quantum mechanical effects have are negligible for Si-films thicker than 10 nm (means the radius >5 nm), so we did not considered this effect in the proposed model. For films thinner than 10 nm, quantum confinement should be considered. It leads to a reduction of the channel charge density and an increase of the threshold voltage. The organization of the paper is as follows: The CSDG RF MOSFET model is presented in the Section 2. The explicit model of CSDG MOSFET is discussed in the Section 3. The drain induced barrier lowering and Gate leakage current noise model are discussed in the Section 4. Finally, the Section 5 concludes the work.

2 Design of Cylindrical Surrounding Double-Gate (CSDG) MOSFET

The double-gate MOSFETs, in which a second gate is fabricated opposite to the traditional (first) gate, have been recognized for their potential to better control short channel effects. Such short channel effects limit the minimum channel length at which a MOSFET is electrically well behaved [37, 38]. Figure 1 schematically illustrates the DG MOSFETs. As the channel length of a MOSFET is reduced, the drain potential begins to strongly influence the channel potential, leading to an inability to shut off the drain current with the gate. This short channel effect is mitigated by use of thin gate oxide (to increase the influence of the gate on the channel) and thin depletion depth below the channel to the substrate, to shield the channel from the drain. Gate oxide thickness has been reduced to the point where, at 45 nm CMOS technology, the power drain from gate leakage is comparable to the power used for switching of circuits. Thus, further

reduction of the thickness would lead to unreasonable power increase [39].

The DG MOSFET as shown in Fig. 1(a), is a natural extension from a disparage SOI devices. This design reveals the n-type DG MOSFET, similarly we can design p-type DG MOSFET. The double-gate has increased transconductance and a lower threshold voltage. Here we design symmetrical type of device, means the thickness of back-oxide layer is identical as of front-oxide and identical gate materials are used, which allows both gates to control the operation of the device. Since with the symmetrical gate design, the channel area is raised to increase the saturation current and the Si body control is enhanced to reduce the short channel effects.

In the DG MOSFET as shown in the Fig. 1(a), when voltage is applied to the gates of device, the active Si region is so thick that the control region of the Si remains controlled by the majority carriers in the region. This causes not one but two channels to be formed. One channel is near the top boundary between Si and the Si insulator and the other one is like wise at the bottom interface. These two channels are separated by enough distance as to be independent of each other. This creates two independent transistors on the same piece of silicon.

Each gate as front-gate (G_1) and back-gate (G_2) can control one half of the device and its operation is completely independent to each other. The total current through the device is equal to the sum of the currents through the separates channels under G_1 and G_2 . The relative scaling advantage of the DG MOSFET is about two times. The performance of the symmetrical version of the DG MOSFET is further increased by higher channel mobility compared to a bulk MOSFET, since the average electric field in the channel is lower, which reduces interface roughness scattering according to the universal mobility model [40].

For the design of CSDG MOSFET, we convert the Fig. 1(a), with a circular rotation along any one gate to find a form of cylinder. Then we found the compact model of CSDG MOSFET as shown in Fig. 1(b), which is used for the characterization of resistance, capacitance, electrostatic potentials and current of the doped device. The ultrathin CSDG MOSFET with 5 nm thick body, with $N_A = 10^{20}$ atoms/cc, internal radius, $a = 10$ nm and external radius, $b = 15$ nm. It is expected that the saturation current of a surrounding-gate MOSFET should be larger than that of a double-gate MOSFET.




Fig. 1. Schematic of the (a) Basic DG n-MOSFET, and (b) CSDG MOSFET.

3 Explicit Model of Cylindrical Surrounding Double-Gate MOSFET

Assuming the gradual channel approximation in an undoped (lightly doped) n-type CSDG MOSFET (Fig. 1b) the Poisson's equation takes the following form:

$$\frac{d^2\psi}{dr^2} + \frac{1}{r} \frac{d\psi}{dr} = \frac{qn_i}{\epsilon_{si}} e^{q(\psi-V)/kT} \quad (1)$$

where q and n_i are the electronic charge and intrinsic carrier concentration respectively, ϵ_{Si} , V and ψ are the permittivity of silicon, electrostatic potential, and electron quasi-Fermi potential respectively. It has been assumed that the hole density is negligible

compared with the electron density. Equation (1) satisfies the following boundary conditions:

$$\left. \begin{aligned} \frac{d\psi}{dr}(r=0) &= 0 \\ \frac{d\psi}{dr}(r=a) &= \psi_{int-surface} \\ \frac{d\psi}{dr}(r=b) &= \psi_{ext-surface} \end{aligned} \right\} \quad (2)$$

where $\psi_{int-surface}$ and $\psi_{ext-surface}$ are the internal gate surface potential and external gate surface potential respectively. The current mainly flows along the direction of channel for both the gates. Therefore,

we can assume that is constant along the direction. Equation (1) can be analytically solved as [41, 42]:

$$\psi(r) = V + \frac{kT}{q} \log\left(\frac{-8AkT\epsilon_{Si}}{q^2 n_i (1 + Ar^2)^2}\right) \quad (3)$$

A is related to ψ through the boundary conditions as discussed in the Equation (2). The total mobile charge (per unit gate area) in the proposed model is:

$$Q = C_{ox} [V_{gs} - \Delta\phi - (\psi_{int-surface} + \psi_{ext-surface})] \quad (4)$$

where $C_{ox} = \epsilon_{ox} / R \ln(1 + \frac{V_{ox}}{R})$ and $\Delta\phi$ is the work-function difference between the gate electrode and intrinsic silicon. From Gauss's law, the following relation holds:

$$Q = C_{ox} [V_{gs} - \Delta\phi - (\psi_{int-surface} + \psi_{ext-surface})] = \epsilon_{Si} \left. \frac{d\psi}{dr} \right|_{r=b} - \epsilon_{Si} \left. \frac{d\psi}{dr} \right|_{r=a} \quad (5)$$

Substituting (3) into (5) leads to:

$$\left. \begin{aligned} \frac{q(V_{gs} - \Delta\phi - V)}{kT} - \log\left(\frac{8kT\epsilon_{Si}}{q^2 n_i a^2}\right) + \log\left(\frac{(1 + Aa^2)^2}{Aa^2}\right) + \frac{Aa^2}{1 + Aa^2} = 0 \\ \frac{q(V_{gs} - \Delta\phi - V)}{kT} - \log\left(\frac{8kT\epsilon_{Si}}{q^2 n_i b^2}\right) + \log\left(\frac{(1 + Ab^2)^2}{Ab^2}\right) + \frac{Ab^2}{1 + Ab^2} = 0 \end{aligned} \right\} (6)$$

For a given V_{gs} , A can be solved from (6) as a function of V. Here V varies from the source to the drain, being $V = 0$ at the source end, and $V = V_{ds}$ at the drain end. From this analysis we obtained a charge control model relating the carrier charge density with the bias. For the clarity of working condition of the CSDG MOSFET we discussed it in the following three regions of linear, saturation and subthreshold region.

To obtain a compact drain current model, individual drain currents are obtained in the inner channel and outer channel region near the source end and near the drain end, using the charge density in each part and finally an expression for drain current in linear region is obtained. In the strong inversion region, the drain current is pre dominantly given by the drift tendency and can be expressed as [43]:

$$I_{ds}(x) = 2\pi RQ \frac{\mu_n E_x}{1 + \frac{E_x}{E_{sat}}} \quad (7)$$

where $R = a + b$ is the total gate radius of the device due to internal and external surfaces, E_x and E_{sat} are the electric field along the x direction and the

critical field respectively, Q is given by (4). To obtain the complete drain current in the linear region, the expression for the drain current Eq. (7) in the gate metal near the source end and the drain end are simplified as:

$$I_{ds} = I_{ds-int} + I_{ds-ext} \quad (8)$$

where the drain current in terms of the carrier charge densities is calculated as:

$$\left. \begin{aligned} I_{ds-int} &= \mu \frac{2\pi a}{L} \int_0^{V_{ds}} Q(V) dV \\ I_{ds-ext} &= \mu \frac{2\pi b}{L} \int_0^{V_{ds}} Q(V) dV \end{aligned} \right\} (9)$$

In the saturation region, an expression for the drain current for the CSDG MOSFET is given as [43]:

$$I_{ds}(x) = 2\pi RQ_{sat} v_{sat} \quad (10)$$

where, Q_{sat} is the inversion charge at $V_{ds} = V_{sat}$. Since both gates are symmetrical so V_{sat} is same for both the gates and it can be written from (4) as:

$$Q_{sat} = C_{ox} (V_{gs} - V_{th} - V_{sat}) \quad (11)$$

Using Eq. (11) in Eq. (10) drain current at saturation region become

$$I_{ds}(x) = 2\pi RC_{ox} (V_{gs} - V_{th} - V_{sat}) v_{sat} \quad (12)$$

where v_{sat} is the saturation velocity.

The sub-threshold current is the leakage current that affects the dynamic circuits and determines the standby power consumption in VLSI. It is important to mention that despite its composition of both terms of drift and diffusion currents and due to the weak inversion region the diffusion one dominates. In this case, the current is proportional to the electron concentration at the virtual cathode. By adopting in a similar way the methodology proposed for CSDG MOSFET, an explicit analytical subthreshold drain current equation is derived using the minimum surface potential [44], as follows:

$$I_{ds} = \frac{2\pi R\mu C_{ox}}{L} (V_t^2) e^{\frac{(V_{gs} - V_{th})}{2V_t}} (1 - e^{-\frac{V_{ds}}{V_t}}) \quad (13)$$

The sub-threshold regime mainly describes the switching behaviour of the device and is particularly important for low power applications.

4 Drain induced barrier lowering and Gate leakage current noise model

As the channel length reduces, short channel effects such as drain induced barrier lowering (DIBL) adversely affect the device behaviour. DIBL causes the channel charge in short channel devices to be partially controlled by the drain potential rather than the gate potential and this causes threshold voltage roll-off and deteriorates the device performance. Therefore, it becomes necessary to incorporate DIBL effect in the CSDG MOSFET in order to develop an accurate drain current model. DIBL for the CSDG MOSFET is defined as [44]:

$$DIBL = V_{th}(at V_{ds1}) - V_{th}(at V_{ds2}) = V_{th(Linear)} - V_{th(Saturation)} \quad (14)$$

In the proposed CSDG MOSFET device with ultrathin gate oxide, direct tunnelling is dominant mechanism of gate-leakage current. This current can be divided into six major (three due to internal gate and three due to external gate) contributions: the gate to inverted channel current (I_{gc1} and I_{gc2}), the gate to source (I_{gs1} and I_{gs2}) and the gate to drain (I_{gd1} and I_{gd2}) components due to the path through the source and drain overlap regions. The gate-leakage current noise performances of a CMOS device can be characterized in terms of the gate noise current spectrum, which can be modelled by [45, 46]:

$$S_p^2 = S_w^2 + \frac{A_f}{f^{\alpha_f}} \quad (15)$$

where S_w describes the white noise component of the spectrum and A_f is a power coefficient of the $1/f$ noise, α_f determines the slope of this low frequency noise contribution, this second term shows the Flicker noise. The term S_w^2 in (15) can be expressed by means of the shot noise law $S_w^2 = 2q(I_{g1} + I_{g2})$, where I_{g1} and I_{g2} are the sum of the absolute values of each gate current contribution for a given bias condition [47, 48]. The thermal noise associated with the substrate resistance can produce measurable effects at the main terminals of the device. The thermal noise produced by the substrate resistance R_{sub} modulates the potential of the back-gate, contributing some noisy drain current of a MOSFET is given by:

$$i_{nd,sub}^2 = 4kTR_{sub}g_{mb}^2\Delta f \quad (16)$$

But for the proposed CSDG MOSFET, bulk/substrate is not present, so $R_{sub} = 0$ which provides $i_{nd,sub}^2 = 0$.

Hence no noise is produced by the substrate resistance. In addition to the drain current noise, the thermal agitation of the channel charge has another important consequence as gate noise. The fluctuation channel potential couples capacitively into the gate terminal, leading to a noisy gate current. The noisy gate current may also be produced by thermally noisy resistive gate material. Although this noise is negligible at low frequencies, it can dominate at radio-frequencies. The conventional scaling rules suggest that in order to minimize the short channel effects, the doping concentration of channel must be increased. However, a high doping level degrades the mobility and therefore lowers the drive current.

Another possible alternative necessitates the reduction of gate oxide thickness. However, the extent to which gate oxide thickness can be scaled down is limited by direct tunnelling [49-51]. The CSDG MOSFET, which has greater control over the channel, was proposed in order to overcome these drawbacks as well as to offer high packing density and steep subthreshold characteristics. By reducing the thickness of Si-film of CSDG MOSFET, greater short channel immunity can be achieved. However, as the thickness of the silicon pillar is reduced, the current drive decreases thus presenting a serious limiting factor to the device performance.

5 Conclusions

We have presented an analytical model for undoped CSDG MOSFETs and provide the explicit solutions for the intermediate parameters that were used in previous DG MOSFETs models, which can be verified by numerical simulations. The model is based on a unified charge control phenomena from which we derived a channel current expression in terms of the channel charge densities at the source and drain ends of the channel.

The model becomes explicit by using appropriate expressions for the channel charge densities in terms of the applied voltages. The channel charge distribution in the Si-film is adequately accounted for the charge control model. Besides, the channel current expression presents an infinite order of continuity over all operating regimes, which makes the model very promising for circuit simulation.

References:

- [1] Q. Chen, K. A. Bowman, E. M. Harrell, and J. D. Meindl, "Double jeopardy in the nanoscale court," *IEEE Circuits Devices Mag.*, vol. 19, no. 1, pp. 28–34, Jan. 2003.
- [2] The International Technology Roadmap for Semiconductors-2010, www.itrs.net.
- [3] J. T. Park and J. P. Colinge, "Multiple-gate SOI MOSFETs: device design guidelines," *IEEE Trans. on Electron Devices*, vol. 49, no. 12, p. 9, 2002.
- [4] J. P. Colinge, "Multiple-gate SOI MOSFETs," *Solid State Electronics*, vol. 48, no. 6, pp. 897-905, 2004.
- [5] Viranjay M. Srivastava, K. S. Yadav, and G. Singh, "Analysis of drain current and switching speed for SPDT switch and DPDT switch with proposed DP4T RF CMOS switch," *J. of Circuits, Systems and Computers*, vol. 21, no. 4, June 2012.
- [6] K. Tachi, M. Casse, D. Jang, C. Dupre, and A. Hubert, "Relationship between mobility and high-k interface properties in advanced Si and SiGe nanowires," *Proc. of IEEE Int. Electron Devices Meeting*, Baltimore, MD, 7-9 Dec. 2009, pp. 1-4.
- [7] C. Dupre, T. Ernst, C. Arvet, F. Aussenac, S. Deleonibus, and G. Ghibaudo, "Stacked nanowires UFET with independent gates novel device for ultra-dense low power applications," *Proc. of IEEE Int. Conf. on SOI*, California, USA, 1-4 Oct. 2007, pp. 95-96.
- [8] O. Weber, O. Faynot, F. Andrieu, C. Dufournet, and F. Allain, "High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding," *Proc. of IEEE Int. Electron Devices Meeting*, San Francisco, USA, 15-17 Dec. 2008, pp. 1-4.
- [9] K. Bjorkqvist and T. Arnborg, "Short channel effects in MOS-transistors," *Physica Scripta*, vol. 24, no. 2, pp. 418-421, 1981.
- [10] H. S. Lee, "An analysis of the threshold voltage for short-channel IGFET's," *Solid State Electronics*, vol. 16, no. 12, pp. 1407-1417, Dec. 1973.
- [11] B. Iniguez, D. Jimenez, J. Roig, H. A. Hamid, L. F. Marsal, and J. Pallares, "Explicit continuous model for long-channel undoped surrounding gate MOSFETs," *IEEE Trans on Electron Devices*, vol. 52, no. 8, pp. 1868 – 1873, Aug. 2005.
- [12] B. Yu, W. Y. Lu, H. Lu, and Y. Taur, "Analytic charge model for surrounding-gate MOSFETs," *IEEE Trans. on Electron Devices*, vol. 54, no. 3, pp. 492-496, 2007.
- [13] T. K. Chiang, "A new compact subthreshold behavior model for dual-material surrounding gate (DMSG) MOSFETs," *Solid State Electronics*, vol. 53, no. 5, pp. 490-496, 2009.
- [14] S. H. Oh, D. Monroe, and J. M. Hergenrother, "Analytic description of short-channel effects in Fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs," *IEEE Electron Device Letters*, vol. 21, no. 9, pp. 445-447, 2000.
- [15] S. H. Lin, X. Zhou, G. H. See, Z. M. Zhu, X. F. Wang, M. Yee, L. N. Zhao, and T. S. Lee, "A rigorous surface-potential-based I-V model for undoped cylindrical nanowire MOSFETs," *Proc. of IEEE Int. Conf. on Nanotechnology*, Hong Kong, 2-5 Aug. 2007, pp. 889-892.
- [16] H. Borli, S. Kolberg, and T. A. Fjeldly, "Precise modeling framework for short-channel double-gate and gate-all-around MOSFETs," *IEEE Trans on Electron Devices*, vol. 55, no. 10, pp. 2678-2686, 2008.
- [17] H. A. Elhamid, B. Iniguez, D. Jimenez, J. Roig, J. Pallares, and L. F. Marsal, "Two dimensional analytical threshold voltage roll-off and subthreshold swing models for undoped cylindrical gate all around MOSFET," *Solid State Electronics*, vol. 50, no. 5, pp. 805-812, May 2006.
- [18] M. S. Shur, T. A. Fjeldly, T. Ytterdal, and K. Lee, "Unified MOSFET model," *Solid State Electron.*, vol. 35, no. 12, pp. 1795–1802, Dec. 1992.
- [19] A. O. Conde, F. J. Garcia, and S. Malobabic, "Analytic Solution of the Channel Potential in Undoped Symmetric Dual-Gate MOSFETs" *IEEE Trans. on Electron Devices*, vol. 52, no. 7, pp. 1669-1672, July 2005.
- [20] Y. Taur, X. Liang, W. Wang, and H. Lu, "A continuous, analytic drain current model for DG-MOSFETs," *IEEE Electron Device Letter*, vol. 25, no. 2, pp. 107–109, Feb. 2004.
- [21] R. H. Yan, A. Ourmazd, and K. F. Lee, "Scaling the Si MOSFET: from bulk to SOI to

- bulk,” *IEEE Trans. on Electron Devices*, vol. 39, pp. 1704-1710, 1992.
- [22] Viranjay M. Srivastava, K. S. Yadav, and G. Singh, “An approach for the design of cylindrical surrounding double-gate MOSFET,” *Proc. of 4th IEEE Int. Symp. on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communication*, Beijing, China, 1-3 Nov. 2011, pp. 313-316.
- [23] A. Nitayami, H. Takato, N. Okabe, K. Sunouchi, K. Hiea, and F. Horiguchi, “Multi-pillar surrounding gate transistor (M-SGT) for compact and high-speed circuits,” *IEEE Trans. on Electron Devices*, vol. 38, pp. 579-583, 1991.
- [24] S. Watanabe, K. Tsuchida, D. Takashima, Y. Oowaki, A. Nitayama, and K. Hieda, “A novel circuit technology with surrounding gate transistors (SGT’s) for ultra high density DRAM’s,” *IEEE J. Solid State Circuits*, vol. 30, pp. 960-971, 1995.
- [25] S. Maeda, S. Maegawa, T. Ipposhi, H. Nishimura, H. Kuriyama, and O. Tanina, “Impact of a vertical F-shape transistor (VFT) cell for 1 Gbit DRAM and beyond,” *IEEE Trans. on Electron Devices*, vol. 42, pp. 2117-2124, 1995.
- [26] C. P. Auth, and J. D. Plummer, “Scaling theory for cylindrical, fully depleted, surrounding-gate MOSFET’s,” *IEEE Electron Device Letter*, vol. 18, pp. 74-76, 1997.
- [27] A. Kranti, S. Haldar, and R. S. Gupta, “Analytical model for threshold voltage and I-V characteristics of fully depleted short channel cylindrical/surrounding gate MOSFET,” *Microelectronics Engineering*, vol. 56, pp. 241-259, 2001.
- [28] Y. Taur, X. Liang, W. Wang, and H. Lu, “A continuous, analytic drain current model for DG MOSFETs,” *IEEE Electron Device Letter*, vol. 25, no. 2, pp. 107-109, Feb. 2004.
- [29] D. Jimenez, B. Iniguez, J. Pallares, J. Roig, and D. Flores, “Continuous analytic I-V model for surrounding-gate MOSFETs,” *IEEE Electron Device Letter*, vol. 25, no. 8, pp. 571-573, Aug. 2004.
- [30] H. C. Pao and C. T. Sah, “Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors,” *Solid State Electronics*, vol. 9, no. 10, pp. 927-937, Oct. 1966.
- [31] Viranjay M. Srivastava, K. S. Yadav, and G. Singh, “Design and performance analysis of double-gate MOSFET over single-gate MOSFET for RF switch,” *Microelectronics Journal*, vol. 42, no. 3, pp. 527-534, March 2011.
- [32] D. Jimenez, J. J. Saenz, B. Iniguez, J. Sune, L. F. Marsal, and J. Pallares, “Modeling of nanoscale gate-all-around MOSFETs,” *IEEE Electron Device Letter*, vol. 25, no. 5, pp. 314-316, May 2004.
- [33] Viranjay M. Srivastava, K. S. Yadav, and G. Singh, “Performance of double-pole four-throw double-gate RF CMOS switch in 45 nm technology,” *Int. J. of Wireless Engineering and Technology*, vol. 1, no. 2, pp. 47-54, Oct. 2010.
- [34] F. Chave, D. Jimenez, and J. Sune, “Explicit quantum potential and charge model for double-gate MOSFETs,” *Solid State Electronics*, vol. 54, no. 5, pp. 530-535, May 2010.
- [35] Viranjay M. Srivastava, K. S. Yadav, G. Singh, “Design and performance analysis of cylindrical surrounding double-gate MOSFET for RF switch,” *Microelectronics J.*, vol. 42, no. 9, pp. 1025-1036, Sept. 2011.
- [36] L. Ge and J. G. Fossum, “Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs,” *IEEE Trans. Electron Devices*, vol. 49, no. 2, pp. 287-294, Feb. 2002.
- [37] H. S. Wong, D. Frank and P. Solomon, “Device design considerations for double gate, ground-plane, single-gated ultra-thin SOI MOSFETs at the 25 nm channel length generation,” *Proc. of IEEE Int. Electron Devices Meeting*, San Francisco, USA, 6-9 Dec. 1998, pp. 407-410.
- [38] S. Christoloveanu, T. Ernst, D. Munteanu, and T. Ouisse, “Ultimate MOSFETs on SOI: Ultra thin, single gate, double gate, or ground plane,” *Int. J. of High Speed Electron. Syst.*, vol. 10, no. 1, pp. 217-230, 2000.
- [39] E. J. Nowak, I. Aller, T. Ludwig, K. Kim, and K. Bernstein, “Turning Silicon to its Edge: double gate CMOS/FinFET technology,” *IEEE Circuits and Devices Magazine*, vol. 20, no. 1, pp. 20-31, Jan. / Feb. 2004.
- [40] T. C. Lim and G. A. Armstrong, “Scaling issues for analogue circuits using double gate

- SOI transistors,” *Solid State Electronics*, vol. 51, no. 2, pp. 320-327, 2007.
- [41] Cong Li, Yiqi Zhuang, and Ru Han, “Cylindrical surrounding-gate MOSFETs with electrically induced source/drain extension,” *Microelectronics Journal*, vol. 42, no. 2, pp. 341-346, Feb. 2011.
- [42] M. Cheralathan, and B. Iniguez, “Compact model for long-channel cylindrical surrounding-gate MOSFETs valid from low to high doping concentrations,” *Solid State Electronics*, vol. 55, no. 1, pp. 13-18, Jan. 2011.
- [43] Cong Li, Yi Zhuang, and Ru Han, “Analytical Threshold Model for Nanoscale Cylindrical Surrounding-Gate Metal-Oxide-Semiconductor Field Effect Transistor with High-k Gate Dielectric and Tri-Material Gate Stack,” *Japanese J. of Applied Physics*, vol. 49, no. 12, pp. 202-206, 2010.
- [44] B. Cousin, M. Reyboz, O. Rozeau, M. A. Jaud, T. Ernst, and J. Jomaah, “A unified short-channel compact model for cylindrical surrounding-gate MOSFET,” *Solid State Electronics*, vol. 56, no. 1, pp. 40-46, Feb. 2011.
- [45] L. Gaionia, M. Manghisonib, L. Rattia, V. Reb, V. Spezialia, and G. Traversib, “Instrumentation for Gate Current Noise Measurements on sub 100 nm MOS Transistors,” *Proc. of Topical Workshop on Electronics for Particle Physics*, Greece, 15 - 19 Sep 2008, pp.436-440.
- [46] J. Lee, G. Bosman, K. R. Green, D. Ladwing, “Noise model of gate-leakage current in ultrathin oxide MOSFETs,” *IEEE Trans. on Electron Devices*, vol. 50, no. 12, pp. 2499-2506, Dec. 2003.
- [47] A. J. Scholten, L. F. Tiemeijer, R. J. Havens, and V. C. Venezia, “Noise modeling for RF CMOS circuit simulation,” *IEEE Trans. on Electron Devices*, vol. 50, no. 3, pp. 618-632, 2003.
- [48] D. Vasileska, “1/f Noise: Threshold voltage and ON-current fluctuations in 45 nm device technology due to charged random traps,” *J. of Computational Electronics*, Vol. 9, No. 3, pp. 128-134, Oct. 2010.
- [49] Viranjay M. Srivastava, K. S. Yadav, and G. Singh, “Analysis of double gate CMOS for DP4T RF switch design at 45-nm technology,” *J. of Computational Electronics*, vol. 10, no. 1-2, pp. 229-240, June 2011.
- [50] A. Nitayami, H. Takato, N. Okabe, K. Sunouchi, K. Hiea, and F. Horiguchi, “Multi-pillar surrounding gate transistor for compact and high-speed circuits,” *IEEE Trans. on Electron Devices*, vol. 38, pp. 579-583, 1991.
- [51] Viranjay M. Srivastava, K. S. Yadav, and G. Singh, “Drain current and switching speed of the double-pole four-throw RF CMOS switch,” *Proc. of 2011 Annual IEEE India Conference*, India, 16-18 Dec. 2011, pp. 1-5.



Dr. Viranjay M. Srivastava

received the Bachelor degree (2002) in Electronics and Instrumentation Engineering from the Rohilkhand University, Bareilly, India and the Master degree (2008) in VLSI design from Center for Development of Advanced Computing (C-DAC), Noida, India and Doctorate (2011) in the field of RF Microelectronics and VLSI Design from Jaypee University of Information Technology, Solan, Himachal Pradesh, India. He was with the Semiconductor Process and Wafer Fabrication Center of BEL Laboratories, Bangalore, India, where he worked on characterization of MOS devices, fabrication of devices and development of circuit design. Currently he is a faculty in Jaypee University of Information Technology, Solan, Himachal Pradesh, India. His research and teaching interests includes VLSI design and CAD with particular emphasis in low-power design, Chip designing, VLSI testing and verification.

He has more than 8 years of teaching and research experience in the area of VLSI design, RFIC design, and Analog IC design. He has supervised a number of B. Tech. and M. Tech. theses. He is a member of IEEE, ACEEE and IACSIT. He has worked as a reviewer for several conferences and Journals both national and international. He is author of more than 50 scientific contributions including articles in international refereed Journals and Conferences and also author of two Books, 1) *VLSI Technology*, and 2) *Characterization of C-V curves and Analysis, Using VEE Pro Software: After Fabrication of MOS Device*.



Prof. K. S. Yadav received his M.Sc. (Physics, 1973) with Electronics from BITS Pilani, M. Tech. (1984) from IIT, Chennai and Ph. D. (1997) from IIT, Kanpur. He has got 30 years R&D experience at CEERI, Pilani (Rajasthan) and retired as Senior Scientist on January 31, 2009. He was on Govt. deputation to C-DAC, Noida, India as Professor and Head, M. Tech. (VLSI Design) Department from April, 2005 to November, 2006. He was also on Govt. deputation to GJUST, Haryana, India as Professor in the Department of ECE from December, 2006 to September, 2008. He was Professor in the Department of ECE at MAIT, Delhi, India from February 2009 to January, 2011. At present he is Professor and Head, Northern India Engineering College, Delhi, India. His field of interest is Micro-electronics and VLSI Design. He has worked in many sponsored projects funded by CSIR, DST, DoE, and MHRD.

He has supervised a number of Ph. D. and M. Tech. theses. He is Life member of Indian Physics Association, Semiconductor Society of India, and Fellow of IETE. He is author of more than 150 scientific contributions including articles in international refereed Journals and Conferences.



Prof. G. Singh received Ph.D. (2000) in Electronics Engineering from IT, Banaras Hindu University, Varanasi, India. He was associated with CEERI, Pilani, and Institute for Plasma Research, Gandhinagar, India, where he was Research Scientist. He also worked as Assistant Professor with Nirma University of Science and Tech, Ahmednagar. He was Visiting Researcher at Seoul National University, Seoul, Korea. At present, he is an Assistant Professor with Jaypee University of Information Technology, Solan, India. His research and teaching interests include High-power microwave sources, THz radiation and its applications, Surface Plasmons and nanophotonics.

He has more than 20 years of teaching and research experience in the area of Microwave, THz radiation and nanophotonics. He has supervised a number of Ph. D. and M. Tech. theses. He is a member of IEEE. He has worked as a reviewer for several conferences and Journals both national and international. He is author of more than 200 scientific contributions including articles in international refereed Journals and Conferences.